

Notice of References Cited	Application/Control No. 09/740,917	Applicant(s)/Patent Under Reexamination SWOBODA, GARY L.	
	Examiner Russell Frejd	Art Unit 2128	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,388,533 ✓	05-2002	Swoboda, Gary L.	331/57
	B	US-6,545,549 ✓	04-2003	Swoboda, Gary L.	331/18
	C	US-6,725,391 ✓	04-2004	Swoboda, Gary L.	713/500
	D	US-6,738,929 ✓	05-2004	Swoboda et al.	714/28
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	ARCHER, H.S. A Comprehensive Analyzer for the JIAWG High Speed Data Bus, Proceedings of the IEEE 1990 National Aerospace and Electronics Conference, May 1990, pages 174-182.
	V	NISHLI et al., O. A 200MHz 1.2W 1.4GFLOPS Microprocessor with Graphic Operation Unit, Solid-State Circuits Conference, 45th ISSCC, IEEE International , February 1998, pages 288-289.
	W	DUNN et al., S.M. Pattern Generator Card, Emulation, and Debug, VLSI Test Symposium, Digest of Papers, Eleventh Annual 1993 IEEE, April 1993, pages 358-360.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.